A triple-phase-shift (TPS) modulation strategy with reduced transformer's voltage stress is proposed in this paper for the diode-clamped full-bridge (FB) three-level isolated DC/DC converter. The proposed strategy can keep the transformer's maximum voltage changes ( V) at only half of the input voltage (V in /2) by employing three phase-shift delays. Consequently, comparing with the conventional strategies, the merits of the proposed strategy include: 1) reducing the voltage change rate (dv/dt) on the transformer and 2) improving the transformer's voltage harmonics due to the merit of the multi-level voltage. Additionally, the proposed strategy has two operating modes with zero-voltage switching (ZVS) for fulfilling the wide input voltage range. Finally, the proposed strategy is verified by both simulation and experimental results.
I. INTRODUCTION
Microgrid technologies are being under a huge development in recent years due to widespread utilization of distributed energy resources [1] . When refers to the type of microgrids, DC microgrids are becoming promising solutions for future smart-grid systems because of the increasing usage of renewable distributed energy sources and energy storage systems in DC form. In addition, DC microgrids have obvious merits such as high efficiency, frequency stability, no reactive power, and easy system control [2] - [7] in comparison with AC microgrids. In general, DC microgrids prefer a high DC bus voltage to increase the power delivery capability and reduce transmission losses. In DC microgrids, isolated DC/DC converters, which are responsible for delivering power and interlinking different bus voltages, are fundamental components and largely influence performances of DC microgrids [8] - [10] . Accordingly, the researches on the highinput-voltage and high-reliability isolated DC/DC converters are desired for DC microgrids.
For high voltage applications, one of most competitive candidates is the three-level (TL) based isolated DC/DC The associate editor coordinating the review of this manuscript and approving it for publication was Zhehan Yi . converter due to the lower switch voltage stress in comparison with the two-level based DC/DC converter [11] , [12] . A lot of research about the TL based isolated DC/DC converter has been carried out so far. Reference [13] proposed an improved half-bridge (HB) TL isolated DC/DC converter (TL-IDC) with the simple phase-shift control. Based on [13] , a TL-IDC with an auxiliary circuit was proposed in [14] to reduce the circulating current and thus improve the efficiency. Reference [15] proposed a new TL-IDC with series-connected transformers to both realize the zero-voltage switching (ZVS) in the almost entire load range and balance the output currents. In [16] , a novel four-switch TL-IDC with a compact circuit structure was proposed. Based on [15] , four kinds of TL-IDCs with wider soft-switching range were proposed in [17] . In [18] , a novel ZVS control strategy was proposed to balance the currents among input capacitors and primary-side power switches for the four-switch TL-IDC proposed in [16] . Additionally, a new ZVS TL-IDC with a corresponding secondary-side phase-shift-control was proposed in [19] to reduce the circulating current for high voltage applications.
The above research is mainly about the HB TL-IDCs. However, the HB converter maybe not the most attractive choice for the high-power applications due to the high current stress on the power switch. Normally, the FB converter is preferable for high-power applications [20] , [21] . Two hybrid full-bridge (FB) TL-IDCs were presented for the high-power applications in [22] , [23] . Reference [24] proposed a chopping phase-shift (CPS) modulation strategy for the diode-clamped FB TL-IDC. Based on [24] , a double phase-shift (DPS) modulation strategy was proposed to reduce the power switches' conduction loss in [25] . Additionally, reference [26] proposed a new modulation strategy to balance the currents among the primary-side power devices. However, these modulation strategies would lead the high harmonics and large electromagnetic interference due to causing the high voltage change rate (dv/dt) on the transformer, especially for the medium or high voltage applications. For reducing such high dv/dt, an improved diode-clamped FB TL-IDC with the primaryside passive filter was proposed in [27] . However, the added primary-side passive filter would increase the primary-side conduction loss and cause voltage conversion rate loss. Additionally, reference [28] proposed a new DPS modulation strategy for reducing the high dv/dt on the transformer, but the wide input voltage range cannot be fulfilled.
In this paper, a triple-phase-shift (TPS) modulation strategy is proposed for the diode-clamped FB TL-IDC as an extension of our previous work [29] . High voltage changes with the value of the full input voltage on the transformer occur under the conventional strategies, but the proposed strategy can maximum value of these voltage changes at only half of the input voltage (V in /2). Consequently, the proposed strategy can mitigate the voltage stress, voltage change rate (dv/dt), and voltage harmonics on the transformer. Additionally, the proposed strategy comprises two operating modes with ZVS to fulfill the wide input voltage range. The transition between these two operating modes is seamless. Finally, the simulation and experimental results are given to validate the proposed strategy.
Comparing with the previous work in [29] , this paper adds the following new contents.
1) The introduction has been enhanced.
2) The analysis of the operation principle of TPS strategy has been enhanced.
3) The theoretical analysis of the ZVS performances under the TPS strategy has been added.
4) The verified simulation results have been added. 5) More experimental results and related analysis have been added, including ZVS performances, transformer's voltage harmonics, and efficiency comparison.
The rest of this paper is organized as follows. The proposed strategy's operation principle is analyzed in detail in Section II. Section III presents a detailed analysis of the characteristics and performances of the diode-clamped FB TL-IDC under the proposed strategy. Section IV presents the simulation and experimental results to verify the proposed strategy. At last, Section V summarizes the main contributions of this paper.
II. OPERATION PRINCIPLE
The circuit topology of the diode-clamped FB TL-IDC is presented in Fig. 1 , in which C i1 and C i2 are two input capacitors; S 1 − S 8 and D 1 − D 8 are power switches and diodes; C 1 − C 8 are junction capacitors of S 1 − S 8 ; C s1 and C s2 are two flying capacitors; D 9 − D 12 are clamping diodes; T r is the transformer; L r is the leakage inductance of T r plus the inductor in series with T r if added; D r1 − D r4 are output rectifier diodes; L o is an output filter inductor; and C o is an output filter capacitor. Additionally, V 1 and V 2 are voltages on C i1 and C i2 , respectively; V in is the input voltage; V ab and i p are the primary-side voltage and current; n is the turns ratio of T r ; i Lo is the current on L o ; V o is the output voltage; I o is the output current.
It is well known that the two-level FB isolated DC/DC converter is one of the most simple and common circuit topologies. When comparing with the two-level full-bridge isolated DC/DC converter, the diode-clamped FB TL-IDC as shown in Fig. 1 has more complex topology and control strategy, which means it would have higher cost and implementation complexity. However, the diode-clamped FB TL-IDC has the following merits. 1) It can withstand higher input voltage because the voltage stresses of power devices in the three-level converter is only half of that in the two-level converter. Therefore, it is more suitable for higher voltage applications.
2) It has a reconfigurable circuit structure with two operation modes, which can thus satisfy a wider range of the input voltage.
3) It has a lower ripple current on the output inductor thanks to the benefit of multi-level voltage. The detailed explanations about these merits will be provided in the following contents.
It also needs to be mentioned that the diode-clamped FB TL-IDC as shown in Fig. 1 has two flying capacitors C s1 and C s2 , which is different from the conventional diodeclamped multi-level topology without flying capacitors. The diode-clamped TL-IDC was firstly proposed in [30] , in which there is no flying capacitor. However, this conventional converter can be only controlled by chopping pulse width if soft switching realization is required. Then, reference [13] proposed a diode-clamped TL-IDC with flying capacitor, which results in that the simple phase shift strategy becomes applicable for the diode-clamped TL-IDC and the soft switching can be realized meanwhile. For the diode-clamped FB TL-IDC in this paper, the reason why having flying capacitors C s1 and C s2 is the same as that in [13] to realize the soft switching under the phase shift strategy.
For simplifying the following analysis, some assumptions are made.
1) S 1 − S 8 have the same junction capacitors, which means that 2) L o is regarded as a constant current source. 3) C i1 , C i2 , C s1 , C s2 are regarded as constant voltage sources with the value of V in /2. Fig. 2 presents the proposed TPS strategy including two operating modes named mode I and mode II. In Fig. 2 , d rv1 − d rv8 are driving signals of S 1 − S 8 ; α 1 , α 2 , and α 3 are phase-shift delays.
Mode I is used when the input voltage is low, in which α 1 − α 2 and α 3 are both kept constant. By adjusting α 1 , the time intervals of the third-level voltage (V in and −V in ) as highlighted by the red color in Fig. 2 (a) would be changed, so the output voltage V o can be adjusted. For example, when increasing α 1 , the time length of V in and −V in would be reduced, which means that V o would be reduced.
Mode II is used when the high input voltage is high after α 1 increases to its maximum value. In mode II, α 1 is kept at its maximum value and α 3 is kept constant. By adjusting α 2 , the time intervals of the second-level voltage (V in /2 and −V in /2) as highlighted by the blue color in Fig. 2 (b) would be changed, so the output voltage V o can be adjusted. For example, when decreasing α 2 , the time length of V in /2 and −V in /2 would be reduced, which means V o would be reduced.
It needs to be mentioned that the maximum voltage changes on the transformer in the mode I and II can be kept at only half of the input voltage (V in /2) as shown in Fig. 2 
.
A. MODE I Fig. 3 presents the equivalent circuits during the half cycle [t 1t 11 ] in mode I. The related analysis of these equivalent
circuits is illustrated as below. In the following analysis, V c1 -V c8 are the voltages of junction capacitors C 1 -C 8 : At t 5 , S 2 is turned off. Then, C 2 and C 3 are charged and discharged respectively; V ab changes to be negative; i p begins to decrease and cannot provide enough output current. All D r1 , D r2 , D r3 , and D r4 conduct and both transformer's primary voltage and secondary voltage are clamped at 0 V. Consequently, the voltage on L r equals to V ab . During this interval, L r resonates with C 2 and C 3 .
, and D r4 still conduct, thus the voltage on L r equals to −V in /2 and i p keeps decreasing linearly.
Stage 8 [t 7 − t 8 ]: At t 7 , S 7 is turned off; C 6 and C 7 are discharged and charged respectively; V ab starts to decrease. i p continues to decrease because D r1 , D r2 , D r3 , and D r4 conducts. During this interval, L r resonates with C 6 and C 7 .
Stage 9 [t 8 − t 9 ]: At t 8 , V c7 is V in /2 and D 6 conducts. Then, V c6 is clamped at 0 V. Consequently, S 6 can be turned on at zero-voltage. During this interval, D r1 , D r2 , D r3 , and D r4 still conduct, the voltage on L r equals to −V in , thus i p still decreases linearly.
Stage 10 [t 9 − t 10 ]: At t 9 , i p decreases to 0 A. Then, the current direction of i p begins to change. During this interval, the voltage on L r maintains at -V in , thus i p maintains decreasing linearly.
Stage 11 [t 10 − t 11 ]: At t 10 , i p decreases to the negative reflected output current −I o /n. Then, D r1 and D r4 turn off, and D r2 , D r3 is responsible for transferring the power.
At t 11 , S 4 is turned off. Then, the second half cycle [t 11 − t 21 ] begins. The analysis during [t 11 − t 21 ] is similar to that during [t 1 − t 11 ], thus it is not repeated here.
B. MODE II
The analysis of the equivalent circuits during the half cycle [t 1t 11 ] in the mode II is similar to that in mode I. Fig. 4 only presents the different equivalent circuits in the mode II from that in the mode I (during the time periods [t 1t 3 ]).
Stage 1 [before t 1 ]: During this interval, although S 1 , S 2 , S 7 , and S 8 are in on-state, the primary current i p cannot provide the enough output current and increases linearly. All D r1 , D r2 , D r3 , and D r4 conduct, thus both primary and secondary voltage on the transformer are clamped at 0 V. Stage 2 [t 1 − t 2 ]: At t 1 , S 1 is turned off. C 1 and C 4 are charged and discharged respectively by the primary-side current i p via C s1 . Consequently, V c1 and V c4 increases and decreases, respectively. 
Stage 3 [t 2 −t 3 ]: At t 2 , V c1 increases to V in /2, V c4 decreases to 0 V. Then, D 9 conducts, V c4 is clamped at 0 V. Therefore, S 4 can be turned on at zero-voltage. During this interval, V ab is V in /2 and i p maintains increasing linearly. 
III. CHARACTERISTIC AND PERFORMANCE ANALYSIS
The duty cycle loss within one switching period namely D loss_I can be given by
Under the mode II, [t 6 −t 13 ] and [t 16 −t 23 ] are time intervals of duty cycle losses within one switching period. If ignoring short time intervals [t 6 − t 7 ], [t 8 − t 9 ], and [t 11 − t 12 ], the time intervals [t 6 − t 13 ] and [t 16 − t 23 ] can be given by
The duty cycle loss within one switching period namely D loss_II can be given by
B. OUTPUT CHARACTERISTIC
Under the mode I, the average value of the output voltage namely V o_I can be calculated by (5) with the consideration of the duty cycle loss in (2) .
Under the mode II, the average value of the output voltage namely V o_II can be obtained by (6) with the consideration of the duty cycle loss in (4) .
The ZVS performances under the mode I and II are the same, whose analysis is given as below.
1) LEADING SWITCHES
Whether the leading switches S 1 , S 4 , S 5 , S 8 can realize zerovoltage switch-on or not is mainly decided by the reflected current from the output filter inductor. Normally, output filter inductance is quite large to ensure the leading switches realizing the zero-voltage switch-on even at the light load. For example, the energy E 1 is needed to fully discharge C 4 and charge C 1 to realize the zero-voltage switch-on of S 4 . The energy E 1 can be obtained by (7) .
2) LAGGING SWITCHES Whether the lagging switches S 2 , S 3 , S 6 , S 7 can realize zerovoltage switch-on or not mainly depends on the energy stored in L r . For example, in order to achieve the zero-voltage switch-on of S 3 and S 6 , the switch pairs S 2 , S 7 and S 3 , S 6 need to be fully charged and discharged respectively, and there also needs energy to keep the primary voltage of the transformer V ab at V in /2 in the delay time α 3 . Accordingly, the equation (8) should be fulfilled to realize the zero-voltage switch-on of S 3 , S 6 and S 2 , S 7 .
is the energy to keep the transformer's primary voltage V ab at −V in /2 or V in /2 in the time intervals α 3 , and C j · V 2 in /2 is the energy to fully charge the junction capacitors of (S 2 , S 7 ) or (S 3 , S 6 ) and discharge the junction capacitors of (S 3 , S 6 ) or (S 2 , S 7 ).
According to (8) , the ZVS range under the TPS strategy can be obtained as
It needs to be mentioned that: in the light load, the ZVS range can be extended by reducing α 3 . The ZVS range under the proposed strategy would be the same as that under the conventional strategies when α 3 is set at zero.
D. OUTPUT FILTER INDUCTANCE
Under the mode I, two operating conditions (
If V o ≥ V in /2n, the ripple current on the output filter inductor namely i Lo is
Under the mode II, the ripple current through L o is
Based on the above analysis, the ripple current through L o under the TPS strategy can be summarized as
For the mode I, the duct cycle 0.5 minus the dead time divided by T s is set for the driving signals of all power switches S 1 − S 8 . α 1 − α 2 is set constant. The output voltage V o is adjusted by changing α 1 calculated by the controller (e.g. PI controller). If neglecting the dead time, α 1 −α 2 should be longer than the voltage falling time [t 3 − t 4 ] (from V in /2 to 0 V) and voltage rising time [t 13 −t 14 ] (from −V in /2 to 0 V) as shown in Fig. 2(a) to make sure that the primary voltage V ab can appear 0 V; α 3 should be longer than the voltage falling time [t 5 − t 6 ] (from 0 V to −V in /2) and voltage rising time [t 15 − t 16 ] (from 0 V to V in /2) as shown in Fig. 2(a) to produce the second-level voltage (V in /2 and −V in /2). Such voltage falling and voltage rising time are mainly determined by the capacitances of the switches' parasitic capacitors and values of the reflected current from the output current I o .
For the mode II, the duct cycle 0.5 minus the dead time divided by T s is set for the driving signals of all power switches S 1 − S 8 . α 1 is kept at its maximum value and α 3 is kept constant. The output voltage V o is adjusted by changing α 2 calculated by the controller (e.g. PI controller). If neglecting the dead time, T s /2 −α 1 − α 3 should be longer than the voltage falling time [t 8 − t 9 ] (from −V in /2 to −V in ) and voltage rising time [t 18 −t 19 ] (from V in /2 to V in ) as shown in Fig. 2(b) ; α 3 should be longer than the voltage falling time [t 6 − t 7 ] (from 0 V to −V in /2) and voltage rising time [t 16 −t 17 ] (from 0 V to V in /2) as shown in Fig. 2(b) to produce the second-level voltage (V in /2 and −V in /2). Such voltage falling and voltage rising time are mainly determined by the capacitances of the switches' parasitic capacitors and values of the reflected current from the output current I o . Fig. 5 presents the control block of the TPS strategy for the diode-clamped FB TL-IDC, in which the conventional proportional-integral PI control algorithm is utilized to calculate phase shift delays α 1 and α 2 . As shown in Fig. 5 , the mode I is used for the low input voltage by adjusting α 1 from 0 to its maximum value α 1_max ; when α 1 increases to α 1_max due to the increase of the input voltage, the mode II would be used for the higher input voltage by adjusting α 2 .
IV. SIMULATION AND EXPERIMENTAL VERIFICATION A. SIMULATION VERIFICATION
For validating the TPS strategy, a simulation model is established in PLECS, whose parameters are given in Table 1 in Appendix.
Figs. 6(a) and 6(b) show the simulation results under the three-level and two-level mode under the DPS strategy respectively. Figs. 6(c) and 6(d) show the simulation results under the mode I and II under the proposed strategy respectively. Based on the comparison results in Fig. 6 , the following points can be observed.
1) The maximum voltage changes on the transformer under the three-level and two-level mode are 4 kV and 8 kV respectively, which are both full input voltages as highlighted in Figs. 6(a) and 6(b).
2) The maximum voltage changes on the transformer under the mode I and II can be reduced to 2 kV and 4 kV respectively, which are only half of the input voltages as highlighted in Figs. 6(c) and 6(d).
Consequently, it can be concluded that the voltage change rate (dv/dt) on the transformer can be effectively reduced by utilizing the TPS strategy based on 1) and 2).
B. EXPERIMENTAL VERIFICATION
A laboratory prototype with 1 kW is built to validate the TPS strategy. Table 2 in Appendix presents the circuit parameters. The experimental results including the voltages V in , V ab , V o , and the primary-side current i p under the conventional DPS and proposed strategy are presented in Fig. 7 when V o is 50 V and P o is 1 kW.
From Fig. 7 , the following points can be observed.
1) The mode I and II are applied to adjust the output voltage when the input voltage is low (280 V) and high (420 V) respectively, which verifies that the proposed strategy can fulfill the wide input voltage range.
2) Under the DPS strategy, the maximum voltage changes on the transformer are the full input voltage: they are 280 V and 420 V under the three-level and two-level mode respectively, as shown in Figs. 7(a) Under the DPS strategy, the THD is 32.53% and 63.14% in the tree-level and twolevel mode respectively (as illustrated in Figs. 8(a) and 8(c) ). Under the proposed strategy, the THD can be reduced to 28.35% and 59.22% under the mode I and II (as illustrated in Figs. 8(b) and 8(d) ) thanks to the multi-level voltage [31] . Fig. 9 presents the THD values with the various α 3 . Under the working condition that V in is 280 V, V o is 50 V, and P o is 1 kW, the THD can be reduced from 28.35% to 22.53% while α 3 increases from 300 ns to 1000 ns. Under the working condition that V in is 420 V, V o is 50 V, and P o is 1 kW, the THD can be reduced from 59.22% to 52.95% while α 3 increases from 300 ns to 1000 ns. Consequently, voltage harmonics can be further improved by adjusting α 3 to produce second-level voltages (V in /2 and −V in /2). the proposed strategy, which would thus reduce the switching losses and noises. Fig. 13 presents the experimental results about transition performances between the two operating modes, which includes the input voltage (V in ), voltages on the two input capacitors (V 1 , V 2 ), and ac component of the output voltage V ∼ o . In Fig. 13 , V in steps up from 280 V to 450 V and is finally set back to 280 V when V o is 50 V and P o is 1 kW. It can be observed that there is no abnormal voltage spike on the two input capacitors and output voltage during the transitions. 1) The efficiencies under mode I are almost the same as that under the three-level mode in the high load.
2) The efficiencies under mode II become a little lower than that under the three-level mode with the load decreasing because the used primary switches in the laboratory prototype are MOSFET.
When using MOSFET, the primary-side current i p would go through two switches and two clamping diodes in the TPS strategy but go through four switches under the DPS strategy during free-wheeling periods. Accordingly, the TPS strategy would cause extra conduction losses because the MOSFET's conduction loss is normally smaller than that of the diode when having same current. However, for the highpower applications, IGBT is the preferable choice for the primary switches. When using IGBT, the efficiencies under VOLUME 8, 2020 the DPS and TPS strategy would become almost the same because the primary-side current i p would go through two switches and their body diodes under the DPS strategy.
V. CONCLUSION
This paper proposes a triple-phase-shift (TPS) modulation strategy for the diode-clamped FB TL-IDC to improve the transformer's voltage stress. By employing the three phaseshift delays, the transformer's voltage changes can be kept at only half of the input voltage (V in /2) under the proposed strategy. Consequently, the voltage stress, voltage change rate (dv/dt), and voltage harmonics on the transformer can be reduced when comparing with the conventional strategies. Additionally, the proposed strategy is composed of two operating modes that can not only achieve ZVS but also fulfill the wide input voltage range. The transition between these two operating modes is seamless. Finally, the simulation and experimental results validate the proposed strategy.
